



深圳市一众显示科技有限公司

SHEN ZHEN TEAM SOURCE DISPLAY TECH. CO, LTD.

TFT-LCD Module Specification

Module NO.: TST350MLQZ-06C

Version: V1.0

APPROVAL FOR SPECIFICATION

APPROVAL FOR SAMPLE

For Customer' s Acceptance:	
Approved by	Comment

Team Source Display:		
Presented by	Reviewed by	Organized by

Version No.	Date	Content	Remark
V1.0	2018-4-21	Initial Release	


Contents

1. General Specification.....	4
2. Mechanical Drawing.....	5
3. Block Diagram.....	6
4. Interface Pin Function.....	7
5. Absolute Maximum Ratings.....	8
6. Electrical Characteristics.....	9
7. Optical Characteristics.....	9
8. Timing Characteristics.....	13
9. Standard Specification for Reliability.....	17
10. Specification of Quality Assurance.....	19
11. Handling Precaution.....	27
12. Packing Method.....	27


1. General Specification

Item	Contents	Unit
LCD TYPE	TFT/TRANSMISSIVE	
MODULE SIZE (W*H*T)	76.90*63.90*4.21	MM
ACTIVE SIZE (W*H)	70.08*52.56	MM
PIXEL PITCH (W*H)	0.219*0.219	MM
NUMBER OF DOTS	320*240	
DIVER IC	SSD2119	
INTERFACE TYPE	18BIT RGB+SPI	
TOP POLARIZER TYPE	ANTI-GLARE	
RECOMMEND VIEWING DIRECTION	12	O'CLOCK
GRAY SCALE INVERSION DIRECTION	6	O'CLOCK
COLORS	262K	
BACKLIGHT TYPE	6-DIES WHITE LED	
TOUCH PANEL TYPE	WithCTP(FT5216)	

2. Mechanical Drawing



3. Block Diagram



4. Interface Pin Function

Pin No.	Symbol	Description
1~2	VCI	Power supply for analog
3	VSS	Ground.
4	VDDIO	Voltage input pin for logic I/O
5	VSS	Ground.
6	RESB	System reset pin. - An active low pulse at this pin will reset the IC, Connect to VDDIO in normal operation
7	DC/SDC (RS)	A register select signal. Low: select an index or status register, High: select a control register.
8	E/ \overline{RD}	6800-system : E (enable signal) 8080-system : RD (read strobe signal) Serial mode : Not used and should be connected to VDDIO or Vss
9	WR	8080-system : WR (write strobe signal)
10	CS	CS : Chip select pin
11	SCL	Serial clock input
12	SDO	Data output pin in serial interface
13	SDI	Data input pin in serial interface
14	WSYNC	Ram Write Synchronization output -Leave it OPEN when not used
15~32	DB17~DB0	Data bus.
33	VSS	Ground.
34	DOTCLK	Dot-clock signal and oscillator source.
35	HSYNC	Line Synchronization input
36	VSYNC	Frame/Ram Write Synchronization input
37	OE	Display enable pin from controller.
38	VSS	Ground.
39	PS0	Refer of Table1
40	PS1	
41	PS2	
42	PS3	
43	VSS	Ground.
44~47	NC	Not Connection
48	VSS	Ground.
49	LEDK	Cathode of LED backlight.
50	LEDA	Anode of LED backlight.

Note :

PS3	PS2	PS1	PS0	Interface Mode
0	0	0	0	16-bit 6800 parallel interface
0	0	0	1	8-bit 6800 parallel interface
0	0	1	0	16-bit 8080 parallel interface
0	0	1	1	8-bit 8080 parallel interface
0	1	0	0	9-bit generic D[17:9] (262k colour) + 3-wire SPI If 65K color, D12 shorts to D17 internally
0	1	0	1	16-bit generic (262k colour)+ 3-wire SPI
0	1	1	0	18-bit generic (262k colour)+ 3-wire SPI
0	1	1	1	6-bit generic D[17:12] (262k colour) + 3-wire SPI
1	0	0	0	18-bits 6800 parallel interface
1	0	0	1	9-bits 6800 parallel interface
1	0	1	0	18-bit 8080 parallel interface
1	0	1	1	9-bit 8080 parallel interface
1	1	1	0	3-wire SPI
1	1	1	1	4-wire SPI

4.1 CTP Interface description

1	VSS	Ground
2	VDDT	Power supply 3.3V
3	SCL	I2C clock input
4	NC	
5	SDA	I2C data signal
6	NC	
7	RST	Reset pin
8	WAKE	NC
9	INT	Interrupt signal from CTP
10	VSS	Ground

5. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply voltage for analog	VCI	-0.3	4.5	V
Supply voltage for logic	VDDIO	-0.3	4.5	V
Supply current (One LED)	I _{LED}		30	mA
Operating temperature	T _{OP}	-20	+70	°C
Storage temperature	T _{ST}	-30	+80	°C

Note : The absolute maximum rating values of this product are not allowed to be exceeded at any times. Should a module be used with any of the absolute maximum ratings exceeded, the characteristics of the module may not be recovered, or in an extreme case, the module may be permanently destroyed.

6. Electrical Characteristics

6.1 Input Power

Item	Symbol	Min	Typ.	Max	Unit	Applicable terminal
Supply Voltage for Analog	VCI	3.0	3.3	3.6	V	
Supply Voltage for Logic	VDDIO	3.0	3.3	3.6	V	
Input Voltage	V _{IL}	GND	-	0.3VCI	V	
	V _{IH}	0.7 VCI	-	VCI		
Input leakage Current	I _{LKG}	-1		1	μA	

6.2 Backlight Driving Conditions


Item	Symbol	Value			Unit	Remark
		Min.	Typ.	Max.		
Voltage for LED Backlight	V _F	-	19.2	-	V	I _L =20mA
Current for LED Backlight	I _L		20	30	mA	
Power Consumption	P		0.384		W	
LED Life Time		30,000	50,000		Hr	Note

Note: Brightness to be decreased to 50% of the initial value at ambient temperature TA=25°C

7. Optical Characteristics

ITEM	SYMBOL	CONDITIONS	SPECIFICATIONS			UNIT	NOTE
			MIN	TYP.	MAX		
Luminance	L	$I_L = 20\text{mA}$	270	300	330	Cd/m^2	
Contrast Ratio	CR	$\theta = 0^\circ$	150	300			
Response Time	T_{ON}	25°C		35	50	ms	
	T_{OFF}						
CIE Color Coordinate	Red	X_R	Viewing normal angle	0.603	0.633	0.663	
		Y_R		0.299	0.329	0.359	
	Green	X_G		0.267	0.297	0.327	
		Y_G		0.547	0.577	0.607	
	Blue	X_B		0.103	0.133	0.163	
		Y_B		0.099	0.129	0.159	
	White	X_W		0.293	0.323	0.353	
		Y_W		0.337	0.367	0.397	
Viewing Angle	Hor.	θ_{X+}	$CR \geq 10$	45	60	---	Degree
		θ_{X-}		45	60	---	
	Ver.	θ_{Y+}		45	60	---	
		θ_{Y-}		25	40	---	
Uniformity	Un		80			%	


Note 1: Definition of Viewing Angle θ_x and θ_y :



Note 2: Definition of contrast ratio CR:

$$CR = \frac{\text{Luminance of white state}}{\text{Luminance of black state}}$$


Note 3: Definition of Response Time (Tr, Tf)




Note 4: Definition of Luminance

① The Brightness Test Equipment Setup

Field=2° (As measuring “black” image, field=2° is the best testing condition)




②The Brightness Test Point Setup



8. Timing Characteristics



8.1 RGB Timing Diagram



Symbol	Parameter	Min	Typ	Max	Unit
f _{DOTCLK}	DOTCLK Frequency (70Hz frame rate)	1	5.5	8.2	MHz
t _{DOTCLK}	DOTCLK Period	122	182	1000	ns
t _{VSYS}	Vertical Sync Setup Time	20	-	-	ns
t _{VSyh}	Vertical Sync Hold Time	20	-	-	ns
t _{HSYS}	Horizontal Sync Setup Time	20	-	-	ns
t _{HSYh}	Horizontal Sync Hold Time	20	-	-	ns
t _{HV}	Phase difference of Sync Signal Falling Edge	0	-	320	t _{DOTCLK}
t _{CLK}	DOTCLK Low Period	61	-	-	ns
t _{CKH}	DOTCLK High Period	61	-	-	ns
t _{DS}	Data Setup Time	25	-	-	ns
t _{DH}	Data hold Time	25	-	-	ns


Note: External clock source must be provided to DOTCLK pin of SSD2119. The driver will not operate in absence of the clocking signal.

8.2 MCU mode Timing Diagram



Symbol	Parameter	Min	Typ	Max	Unit
t_{cycle}	Clock Cycle Time (write cycle)	75	-	-	ns
t_{cycle}	Clock Cycle Time (read cycle) (Based on $VOL/VOH = 0.3 * VDDIO / 0.7 * VDDIO$)	450	-	-	ns
t_{AS1}	Address Setup Time between (R/W) and D/C	0	-	-	ns
t_{AH1}	Address Hold Time between (R/W) and D/C	0	-	-	ns
t_{AS2}	Address Setup Time between (R/W) and \overline{CS}	0	-	-	ns
t_{AH2}	Address Hold Time between (R/W) and \overline{CS}	0	-	-	ns
t_{DSW}	Data Setup Time (D0~D7, WRITE)	5	-	-	ns
t_{DHW}	Data Hold Time (D0~D7, WRITE)	5	-	-	ns
t_{ACC}	Data Access Time (D0~D7, READ)	250	-	-	ns
t_{OH}	Output Hold time (D0~D7, READ)	100	-	-	ns
PW_{CSL}	Pulse width /CS low (write cycle)	40	-	-	ns
PW_{CSH}	Pulse width /CS high (write cycle)	25	-	-	ns
PW_{CSL}	Pulse width /CS low (read cycle)	500	-	-	ns
PW_{CSH}	Pulse width /CS high (read cycle)	500	-	-	ns
t_R	Rise time	-	-	4	ns
t_F	Fall time	-	-	4	ns

8.3 I2C Interface timing characteristics



The I2C is always configured in the Slave mode





Figure 2-5 I2C master write, slave read



I2C master read, slave write


Mnemonics	Description
S	I2C Start or I2C Restart
A[6:0]	Slave address A[6:0]: address bits are identical to those of I2CADDR [7:1] register.
R/W	'1' for read, '0' for write
A(N)	ACK(NACK)
P	STOP: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)

I2C Interface Timing Characteristics is shown in Table

PARAMETER	MIN	MAX	UNIT
SCL Frequency	-	400K	Hz
Bus Free Time Between a STOP and START Condition	4.7	-	uS
Hold Time (repeated) START Condition	4.0	-	uS
Data Setup Time	250	-	nS
Setup Time for Repeated START Condition	4.7	-	uS
Setup Time for STOP Condition	4.0	-	uS

8.4 CTP Power on Sequence

Reset should be pulled down to be low before powering on and powering down. INT signal will be sent to the host after initializing all parameters and then start to report points to the host.



Parameter	Description	MIN	MAX	UNIT
Tris	Rise time from 0.1VDD to 0.9VDD	-	5	mS
Trtp	Time of resetting to be low before powering on	100	-	uS
Tivd	Delay time of VDD powering on after IOVCC powering on	10	-	uS
Tpon	Time of starting to report point after powering on	200	-	nS
Tvdr	Reset time after VDD powering on	1	-	uS
Trsi	Time of starting to report point after resetting	200	-	uS
Trst	Reset time	1	-	uS

9. Standard Specification for Reliability

9.1 Standard Specification for Reliability of LCD Module

No.	Item	Description
01	High temperature operation	The sample should be allowed to stand at 70°C for 120 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.
02	Low temperature operation	The sample should be allowed to stand at -20°C for 120 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.
03	High temperature storage	The sample should be allowed to stand at 80°C for 240 hours under no-load condition, and then returning it to normal temperature condition, and allowing it stand for 2 hours.
04	Low temperature storage	The sample should be allowed to stand at -30°C for 240 hours under no-load condition, then returning it to normal temperature condition, and allowing it stand for 2 hours.
05	Moisture storage	The sample should be allowed to stand at 60°C,90%RH MAX for 240 hours under no-load condition, then taking it out and drying it at normal temperature for 2 hours.
06	Thermal shock storage	The sample should be allowed to stand the following 10 cycles : -30°C for 30 minutes → normal temperature for 5 minutes → +80°C for 30 minutes → normal temperature for 5 minutes, as one cycle.
07	Packing vibration	Frequency range : 10Hz ~ 55Hz Amplitude of vibration : 1.5mm Sweep time: 12 min X,Y,Z 2 hours for each direction.
08	Packing drop test	According to ASTM-D-5327.
09	Electrical Static Discharge	Air: ±4KV 150pF/330Ω 5 times
		Contact: ±2KV 150pF/330Ω 5 time

*Sample size for each test item is 3~5pcs

9.2 Testing Conditions and Inspection Criteria

For the final test, the testing sample must be stored at room temperature for 24 hours. After the tests listed in Table 9.2, standard specifications for reliability will be executed in order to ensure stability.

No.	Item	Test Model	In section Criteria
01	Current Consumption	Refer To Specification	The current consumption should conform to the product specification.
02	Contrast	Refer To Specification	After the tests have been executed, the contrast must be larger than half of its initial value prior to the tests.
03	Appearance	Visual inspection	Defect free.

9.3 MTBF

MTBF	Functions, performance, appearance, etc. shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature (25±5°C), normal humidity (50±10% RH), and in area not exposed to direct sun light.
------	---

10. Specification of Quality Assurance

This standard of Quality Assurance confirms to the quality of LCD module products supplied by Tecenstar.

10.1 Quality Test

Before delivering, the supplier should conduct the following tests to confirm the quality of products.

- Electrical-Optical Characteristics: According to the individual specification to test the product.
- Appearance Characteristics: According to the individual specification to test the product.
- Reliability Characteristics: According to the definition of reliability on the specification for testing products.

10.2 Delivery Test

Before delivering, the supplier should conduct the delivery test.

- Test method: According to MIL-STD105E.General Inspection Level II take a single Time.
- The defects classify of AQL as following:
Major defect: AQL = 0.65
Minor defect: AQL = 2.5
Total defects: AQL = 2.5

10.3 Non-conforming Analysis & Deal With Manners

10.3.1 Non-conforming Analysis

- Purchaser should provide the data detail of non-conforming sample and the non-conforming.
- After receiving the data detail from purchaser, the analysis of non-conforming should be finished within two weeks.
- If the analysis can't be finished on time, supplier must notice purchaser 3 days in advance.

10.3.2 Disposition of non-conforming

- If any product defect be found during assembling, supplier must change the good for every defect after confirmation.
- Both supplier and customer should analyze the reason and discuss the disposition of non-conforming when the reason of nonconforming is not sure.

10.4 Agreement items

Both parties should negotiate together when the following problems happen.

- There is any problem of standard of quality assurance, and both sides should


agree that it must be modified.

- There is any argument item which does not record in the standard of quality assurance.
- Any other special problem.


10.5 Standard of The Product Appearance Test

10.5.1 Manner of appearance test

- The test must be under 20W × 2 or 40W fluorescent light, and the distance of view must be at 30±5cm.
- When test the model of transmissive product must add the reflective plate.
- The test direction is base on around 10° of vertical line.
- Temperature: 25±5°C Humidity: 60±10%RH



- Definition of area:







A: Viewing area B: Outside viewing area

10.5.2 Basic principle




- When the standard can not be described, AQL will be applied.
- The sample of the lowest acceptable quality level must be negotiated by both supplier and customer when any dispute happened.
- New item must be added on time when it is necessary.



10.6 Inspection Specification



NO.	Item	Criterion	AQL												
01	Electrical Testing	1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Flicker	0.65												
02	Black or White spots or Bright spots or Color spots on LCD (Display only)	2.1 White and black or color spots on display $\cong 0.25\text{mm}$, no more than Five spots. 2.2 Densely spaced: No more than three spots within 3mm.	2.5												
03	LCD and Touch Panel black spots, white spots, contamination (non – display)	3.1 Round type: As following drawing $\Phi = (X+Y) / 2$  <table border="1" data-bbox="821 1153 1348 1400"> <thead> <tr> <th>Size(mm)</th> <th>Acceptable Q'ty</th> </tr> </thead> <tbody> <tr> <td>$\Phi \cong 0.10$</td> <td>Accept no dense</td> </tr> <tr> <td>$0.10 < \Phi \cong 0.20$</td> <td>2</td> </tr> <tr> <td>$0.20 < \Phi \cong 0.25$</td> <td>2</td> </tr> <tr> <td>$0.25 < \Phi \cong 0.30$</td> <td>1</td> </tr> <tr> <td>$0.30 < \Phi$</td> <td>0</td> </tr> </tbody> </table> <p>* Densely spaced: No more than two spots within 3mm.</p>	Size(mm)	Acceptable Q'ty	$\Phi \cong 0.10$	Accept no dense	$0.10 < \Phi \cong 0.20$	2	$0.20 < \Phi \cong 0.25$	2	$0.25 < \Phi \cong 0.30$	1	$0.30 < \Phi$	0	2.5
		Size(mm)	Acceptable Q'ty												
$\Phi \cong 0.10$	Accept no dense														
$0.10 < \Phi \cong 0.20$	2														
$0.20 < \Phi \cong 0.25$	2														
$0.25 < \Phi \cong 0.30$	1														
$0.30 < \Phi$	0														
3.2 Line type: (As following drawing)  <table border="1" data-bbox="726 1556 1348 1825"> <thead> <tr> <th>Length(mm)</th> <th>Width(mm)</th> <th>Acceptable Q'ty</th> </tr> </thead> <tbody> <tr> <td>---</td> <td>$W \cong 0.02$</td> <td>Accept no dense</td> </tr> <tr> <td>$L \cong 3.0$</td> <td>$0.02 < W \cong 0.05$</td> <td rowspan="2">2</td> </tr> <tr> <td>$L \cong 2.5$</td> <td>$0.03 < W \cong 0.08$</td> </tr> <tr> <td>---</td> <td>$0.08 < W$</td> <td>Rejection</td> </tr> </tbody> </table> <p>* Densely spaced: No more than two lines within 3mm.</p>	Length(mm)	Width(mm)	Acceptable Q'ty	---	$W \cong 0.02$	Accept no dense	$L \cong 3.0$	$0.02 < W \cong 0.05$	2	$L \cong 2.5$	$0.03 < W \cong 0.08$	---	$0.08 < W$	Rejection	2.5
Length(mm)	Width(mm)	Acceptable Q'ty													
---	$W \cong 0.02$	Accept no dense													
$L \cong 3.0$	$0.02 < W \cong 0.05$	2													
$L \cong 2.5$	$0.03 < W \cong 0.08$														
---	$0.08 < W$	Rejection													

NO.	Item	Criterion		AQL																		
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction	Size Φ (mm)	Acceptable Q'ty	2.5																	
			$\Phi \leq 0.20$	Accept no dense																		
			$0.20 < \Phi \leq 0.50$	3																		
			$0.50 < \Phi \leq 1.00$	2																		
			$1.00 < \Phi$	0																		
		Total Q'ty	3																			
05	Scratches	Follow NO.3 -2 Line Type.																				
06	Chipped glass	<p>Symbols: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length</p> <p>6.1 General glass chip: 6.1.1 Chip on panel surface and crack between panels:</p>  <table border="1" data-bbox="395 1182 1214 1339"> <thead> <tr> <th>z: Chip thickness</th> <th>y: Chip width</th> <th>x: Chip length</th> </tr> </thead> <tbody> <tr> <td>$Z \leq 1/2t$</td> <td>Not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> <tr> <td>$1/2t < z \leq 2t$</td> <td>Not exceed 1/3k</td> <td>$x \leq 1/8a$</td> </tr> </tbody> </table> <p>⊙ Unit: mm ⊙ If there are 2 or more chips, x is the total length of each chip</p> <p>6.1.2 Corner crack:</p>  <table border="1" data-bbox="395 1659 1214 1816"> <thead> <tr> <th>z: Chip thickness</th> <th>y: Chip width</th> <th>x: Chip length</th> </tr> </thead> <tbody> <tr> <td>$Z \leq 1/2t$</td> <td>Not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> <tr> <td>$1/2t < z \leq 2t$</td> <td>Not exceed 1/3k</td> <td>$x \leq 1/8a$</td> </tr> </tbody> </table> <p>⊙ Unit: mm ⊙ If there are 2 or more chips, x is the total length of each chip</p>		z: Chip thickness	y: Chip width	x: Chip length	$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$	$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$	z: Chip thickness	y: Chip width	x: Chip length	$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$	$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$	2.5
z: Chip thickness	y: Chip width	x: Chip length																				
$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$																				
$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$																				
z: Chip thickness	y: Chip width	x: Chip length																				
$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$																				
$1/2t < z \leq 2t$	Not exceed 1/3k	$x \leq 1/8a$																				

NO.	Item	Criterion	AQL
08	Cracked glass	The LCD with extensive crack is not acceptable.	2.5
09	Backlight elements	9.1 Illumination source flickers when lit. 9.2 Spots or scratches that appear when lit must be judged. Using LCD spot, lines and contamination standards. 9.3 Backlight doesn't light or color is wrong.	2.5 2.5 0.65
10	Bezel	Bezel must comply with product specifications.	2.5
11	PCB、COB	11.1 COB seal may not have pinholes larger than 0.2mm or contamination. 11.2 COB seal surface may not have pinholes through to the IC. 11.3 The height of the COB should not exceed the height indicated in the assembly diagram. 11.4 There may not be more than 2mm of sealant outside the seal area on PCB. And there should be no more than three places. 11.5 Parts on PCB must be the same as on the production characteristic chart, There should be no wrong parts, missing parts or excess parts. 11.6 The jumper on the PCB should conform to the product characteristic chart.	2.5 2.5 2.5 2.5 0.65 0.65
12	FPC	12.1 FPC terminal damage \cong 1/2 FPC terminal width and can not affect the function , we judge accept. 12.2 FPC alignment hole damage \cong 1/2 alignment area and can not affect the function , we judge accept.	2.5 2.5
13	Soldering	13.1 No cold solder joints, missing solder connections, oxidation or icicle. 13.2 No short circuits in components on PCB or FPC.	2.5 0.65

NO.	Item	Criterion	AQL																
07	Glass crack	<p>Symbols: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length</p> <p>7.2 Protrusion over terminal: 7.2.1 Chip on electrode pad:</p>  <table border="1" data-bbox="560 721 1236 869"> <tr> <td>y: Chip width</td> <td>x: Chip length</td> <td>z: Chip thickness</td> </tr> <tr> <td>$y \leq 0.5\text{mm}$</td> <td>$x \leq 1/8a$</td> <td>$0 < z \leq t$</td> </tr> </table> <p>7.2.2 Non-conductive portion:</p>  <table border="1" data-bbox="560 1236 1236 1384"> <tr> <td>y: Chip width</td> <td>x: Chip length</td> <td>z: Chip thickness</td> </tr> <tr> <td>$y \leq L$</td> <td>$x \leq 1/8a$</td> <td>$0 < z \leq t$</td> </tr> </table> <p>⊙ If there chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications. ⊙ If the product will be heat sealed by the customer, the alignment mark must not be damaged.</p> <p>7.2.3 Substrate protuberance and internal crack</p>  <table border="1" data-bbox="890 1711 1324 1854"> <tr> <td>y: width</td> <td>x: length</td> </tr> <tr> <td>$y \leq 1/3L$</td> <td>$X \leq a$</td> </tr> </table>	y: Chip width	x: Chip length	z: Chip thickness	$y \leq 0.5\text{mm}$	$x \leq 1/8a$	$0 < z \leq t$	y: Chip width	x: Chip length	z: Chip thickness	$y \leq L$	$x \leq 1/8a$	$0 < z \leq t$	y: width	x: length	$y \leq 1/3L$	$X \leq a$	2.5
y: Chip width	x: Chip length	z: Chip thickness																	
$y \leq 0.5\text{mm}$	$x \leq 1/8a$	$0 < z \leq t$																	
y: Chip width	x: Chip length	z: Chip thickness																	
$y \leq L$	$x \leq 1/8a$	$0 < z \leq t$																	
y: width	x: length																		
$y \leq 1/3L$	$X \leq a$																		

NO.	Item	Criterion	AQL												
14	Touch Panel Chipped glass	<p>Symbols: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Touch Panel Total thickness a: LCD side length L: Electrode pad length</p> <p>14.1 General glass chip: 14.1.1 Chip on panel surface and crack between panels:</p>  <table border="1" data-bbox="451 723 1270 940"> <tr> <td>z: Chip thickness</td> <td>y: Chip width</td> <td>x: Chip length</td> </tr> <tr> <td>$Z \leq t$</td> <td>$\cong 1/2 k$ and not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> </table> <p>⊙ Unit: mm ⊙ If there are 2 or more chips, x is the total length of each chip</p> <p>14.1.2 Corner crack:</p>  <table border="1" data-bbox="451 1317 1270 1534"> <tr> <td>z: Chip thickness</td> <td>y: Chip width</td> <td>x: Chip length</td> </tr> <tr> <td>$z \leq t$</td> <td>$\cong 1/2 k$ and not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> </table> <p>⊙ Unit: mm ⊙ If there are 2 or more chips, x is the total length of each chip</p>	z: Chip thickness	y: Chip width	x: Chip length	$Z \leq t$	$\cong 1/2 k$ and not over viewing area	$x \leq 1/8a$	z: Chip thickness	y: Chip width	x: Chip length	$z \leq t$	$\cong 1/2 k$ and not over viewing area	$x \leq 1/8a$	2.5
z: Chip thickness	y: Chip width	x: Chip length													
$Z \leq t$	$\cong 1/2 k$ and not over viewing area	$x \leq 1/8a$													
z: Chip thickness	y: Chip width	x: Chip length													
$z \leq t$	$\cong 1/2 k$ and not over viewing area	$x \leq 1/8a$													

NO.	Item	Criterion	AQL										
15	Touch Panel(Fish eye、dent and bubble on film)	<table border="1" data-bbox="459 320 987 524"> <thead> <tr> <th>SIZE(mm)</th> <th>Acceptable Q'ty</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.2$</td> <td>Accept no dense</td> </tr> <tr> <td>$0.2 < D \leq 0.4$</td> <td>5</td> </tr> <tr> <td>$0.4 < D \leq 0.5$</td> <td>2</td> </tr> <tr> <td>$0.5 < D$</td> <td>0</td> </tr> </tbody> </table>  	SIZE(mm)	Acceptable Q'ty	$\Phi \leq 0.2$	Accept no dense	$0.2 < D \leq 0.4$	5	$0.4 < D \leq 0.5$	2	$0.5 < D$	0	2.5
SIZE(mm)	Acceptable Q'ty												
$\Phi \leq 0.2$	Accept no dense												
$0.2 < D \leq 0.4$	5												
$0.4 < D \leq 0.5$	2												
$0.5 < D$	0												
16	Touch Panel Newton ring	Newton ring dimension $\leq 1/2$ touch panel area and not affect font and line distortion($\leq 2.5\%$) , it is acceptable.	2.5										
17	Touch Panel Linearity	Less than 2.5% is acceptable.	2.5										
18	LCD Ripple	Touch the touch panel , can not see the LCD ripple. Pen: R 1.0mm silicon rubber. Operation Force: 80g	2.5										
19	General appearance	19.1 Pin type must match type in specification sheet. 19.2 LCD pin loose or missing pins. 19.3 Product packaging must the same as specified on packaging specification sheet. 19.4 Product dimension and structure must conform to product specification sheet.	0.65 0.65 0.65 0.65										

11. Handling Precaution

11.1 Handling of LCM

- Avoid external shock.
- Don't apply excessive force on the surface.
- Liquid in LCD is hazardous substance, do not lick or swallow. When the liquid is attaching to your hand, skin, cloth, etc., wash it thoroughly and immediately.
- Don't operate it above the absolute maximum rating.
- Don't disassemble the LCM.
- The operators should wear protections whenever he/she comes into contact with the module. Never touch any of the conductive parts such as the LSI pads, the copper leads on the PCB and the interface terminals with any parts of the human body.
- The modules should be kept in antistatic bags or other containers resistant to static for storage.
- The module is coated with a film to protect the display surface, be careful when peeling off this protective film since static electricity may be generated.

11.2 Storage

- Store it in an ambient temperature of $25\pm 10^{\circ}\text{C}$, and in a relative humidity of $50\pm 10\%\text{RH}$. Don't expose to sunlight or fluorescent light.
- Store it in a clean environment, free from dust, active gas, and solvent.
- Store it in anti-static electricity container.
- Store it without any physical load.

11.3 Soldering

- Use only soldering irons with proper grounding and no leakage.
- Iron: no higher than $280\pm 10^{\circ}\text{C}$ and less than 3 sec during hand soldering.
- Rewiring: no more than 2 times.

12. Packing Method

----TBD